|
|
Venues (Conferences, Journals, ...)
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 30 occurrences of 22 keywords
|
|
|
Results
Found 31 publication records. Showing 31 according to the selection in the facets
Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
92 | Christoph Scholl 0001, Marc Herbstritt, Bernd Becker 0001 |
Exploiting don't cares to minimize *BMDs. |
ISCAS (5) |
2001 |
DBLP DOI BibTeX RDF |
|
92 | Abhijit Ghosh, Ranga Vemuri |
Formal Verification of Synthesized Mixed Signal Designs Using *BMDs. |
VLSI Design |
2000 |
DBLP DOI BibTeX RDF |
|
77 | Randal E. Bryant, Yirng-An Chen |
Verification of arithmetic circuits using binary moment diagrams. |
Int. J. Softw. Tools Technol. Transf. |
2001 |
DBLP DOI BibTeX RDF |
Formal verification, Computer arithmetic, Decision diagrams |
71 | Stefan Höreth, Rolf Drechsler |
Dynamic Minimization of Word-Level Decision Diagrams. |
DATE |
1998 |
DBLP DOI BibTeX RDF |
word-level, variable exchange, hybrid graph manipulation, K*BMDs, sifting, decision diagrams, reordering |
71 | Edmund M. Clarke, Masahiro Fujita, Xudong Zhao 0005 |
Hybrid decision diagrams. |
ICCAD |
1995 |
DBLP DOI BibTeX RDF |
MTBDDs, arithmetic circuits verification, boolean vectors, hybrid decision diagrams, linear expressions, multi-terminal binary decision diagrams, symbolic model checking algorithms, computational complexity, time complexity, digital arithmetic, binary decision diagrams, circuit analysis computing, integers, BMDs |
58 | Tsutomu Sasao, Shinobu Nagayama |
Representations of Elementary Functions Using Binary Moment Diagrams. |
ISMVL |
2006 |
DBLP DOI BibTeX RDF |
|
58 | Yirng-An Chen, Randal E. Bryant |
PHDD: an efficient graph representation for floating point circuit verification. |
ICCAD |
1997 |
DBLP DOI BibTeX RDF |
KFDD, *BMD, HDD, K*BMD, Verification, Formal Verifications, BDD, Floating Point, FDD, BMD |
38 | Wolfgang Günther 0001, Rolf Drechsler, Stefan Höreth |
Efficient Dynamic Minimization of Word-Level DDs Based on Lower Bound Computation. |
ICCD |
2000 |
DBLP DOI BibTeX RDF |
|
38 | Sandro Wefel, Paul Molitor |
Prove that a faulty multiplier is faulty!? |
ACM Great Lakes Symposium on VLSI |
2000 |
DBLP DOI BibTeX RDF |
|
38 | H. Fujimori, Hiroaki Shirai, Hisatoshi Suzuki, Yasushi Kuno, Kazuhiko Tsuda, Takao Terano |
Business game development toolkit for the WWW environment. |
KES |
1999 |
DBLP DOI BibTeX RDF |
|
38 | Rolf Drechsler, Marc Herbstritt, Bernd Becker 0001 |
Grouping heuristics for word-level decision diagrams. |
ISCAS (1) |
1999 |
DBLP DOI BibTeX RDF |
|
34 | Philip B. Stark, Ran Xie |
They May Look and Look, Yet Not See: BMDs Cannot be Tested Adequately. |
E-Vote-ID |
2022 |
DBLP DOI BibTeX RDF |
|
34 | Jingwei Liu, Mingli Wu, Rong Sun, Xiaojiang Du, Mohsen Guizani |
BMDS: A Blockchain-based Medical Data Sharing Scheme with Attribute-Based Searchable Encryption. |
ICC |
2021 |
DBLP DOI BibTeX RDF |
|
34 | Longyue Li, Fuxian Liu, Guangzheng Long, Pengsong Guo, Xiaofeng Bie |
Modified particle swarm optimization for BMDS interceptor resource planning. |
Appl. Intell. |
2016 |
DBLP DOI BibTeX RDF |
|
34 | Christoph Scholl 0001, Marc Herbstritt, Bernd Becker 0001 |
Don't Care Minimization of BMDs: Complexity and Algorithms. |
MBMV (1) |
2001 |
DBLP BibTeX RDF |
|
34 | Rolf Drechsler, Stefan Höreth |
Manipulation of *BMDs. |
ASP-DAC |
1998 |
DBLP DOI BibTeX RDF |
|
34 | Rolf Drechsler, Bernd Becker 0001, Stefan Ruppertz |
Manipulation Algorithms for K*BMDs. |
TACAS |
1997 |
DBLP DOI BibTeX RDF |
|
34 | Rolf Drechsler, Bernd Becker 0001, Stefan Ruppertz |
K*BMDs: A New Data Structure for Verification. |
ED&TC |
1996 |
DBLP DOI BibTeX RDF |
|
34 | Laurent Arditi |
BMDs Can Delay the Use of Theorem Proving for Verifying Arithmetic Assembly Instructions. |
FMCAD |
1996 |
DBLP DOI BibTeX RDF |
|
19 | Shinobu Nagayama, Tsutomu Sasao |
Complexities of Graph-Based Representations for Elementary Functions. |
IEEE Trans. Computers |
2009 |
DBLP DOI BibTeX RDF |
|
19 | Shinobu Nagayama, Tsutomu Sasao |
Representations of Two-Variable Elementary Functions Using EVMDDs and their Applications to Function Generators. |
ISMVL |
2008 |
DBLP DOI BibTeX RDF |
EVMDD, EVBDD, two-variable elementary functions, l-restricted Mp-monotone increasing functions, function generators |
19 | Robert Wille, Görschwin Fey, Daniel Große, Stephan Eggersglüß, Rolf Drechsler |
SWORD: A SAT like prover using word level information. |
VLSI-SoC |
2007 |
DBLP DOI BibTeX RDF |
|
19 | Shinobu Nagayama, Tsutomu Sasao |
Representations of Elementary Functions Using Edge-Valued MDDs. |
ISMVL |
2007 |
DBLP DOI BibTeX RDF |
|
19 | Kenji Nakano, Takao Terano |
From Gaming Simulation to Case Method - Empirical Study on Business Game Development and Evaluation. |
KES |
2004 |
DBLP DOI BibTeX RDF |
|
19 | Jayram S. Thathachar |
On the Limitations of Ordered Representations of Functions. |
CAV |
1998 |
DBLP DOI BibTeX RDF |
|
19 | Rolf Drechsler, Bernd Becker 0001, Stefan Ruppertz |
The K*BMD: A Verification Data Structure. |
IEEE Des. Test Comput. |
1997 |
DBLP DOI BibTeX RDF |
|
19 | Rolf Drechsler, Martin Keim, Bernd Becker 0001 |
Sympathy-MV: Fast Exact Minimization of Fixed Polarity Multi-Valued Linear Expressions. |
ISMVL |
1997 |
DBLP DOI BibTeX RDF |
KBMD, decision diagrams, symmetric functions |
19 | Martin Keim, Michael Martin 0002, Bernd Becker 0001, Rolf Drechsler, Paul Molitor |
Polynomial Formal Verification of Multipliers. |
VTS |
1997 |
DBLP DOI BibTeX RDF |
Binary Moment Diagram (BMD), Verification, Multiplier |
19 | Yirng-An Chen, Randal E. Bryant |
ACV: an arithmetic circuit verifier. |
ICCAD |
1996 |
DBLP DOI BibTeX RDF |
Binary Moment Diagram, Formal Verification, Arithmetic circuit, BMD, Hierarchical Verification |
19 | Randal E. Bryant |
Multipliers and Dividers: Insights on Arithmetic Circuits Verification (Extended Abstract). |
CAV |
1995 |
DBLP DOI BibTeX RDF |
|
19 | Kiyoharu Hamaguchi, Akihito Morita, Shuzo Yajima |
Efficient construction of binary moment diagrams for verifying arithmetic circuits. |
ICCAD |
1995 |
DBLP DOI BibTeX RDF |
word-level verification, binary moment diagram, arithmetic circuit, design verification |
Displaying result #1 - #31 of 31 (100 per page; Change: )
|
|