|
|
|
|
Venues (Conferences, Journals, ...)
|
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 3 occurrences of 3 keywords
|
|
|
|
|
Results
Found 2 publication records. Showing 2 according to the selection in the facets
| Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
| 96 | Dieison Antonello Deprá, Vagner Santos Da Rosa, Sergio Bampi |
A novel hardware architecture design for binary arithmetic decoder engines based on bitstream flow analysis.  |
SBCCI  |
2008 |
DBLP DOI BibTeX RDF |
CABAD, hardware dedicated architecture, H.264/AVC, entropy coding, CABAC |
| 59 | Yao-Chang Yang, Chien-Chang Lin, Hsui-Cheng Chang, Ching-Lung Su, Jiun-In Guo |
A High Throughput VLSI Architecture Design for H.264 Context-Based Adaptive Binary Arithmetic Decoding with Look Ahead Parsing. |
ICME |
2006 |
DBLP DOI BibTeX RDF |
|
Displaying result #1 - #2 of 2 (100 per page; Change: )
|
|
![[Valid RSS]](Pics/valid-rss.png "Validate my RSS feed")
data released under the ODC-BY 1.0 license