|
|
Venues (Conferences, Journals, ...)
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 4 occurrences of 4 keywords
|
|
|
Results
Found 3 publication records. Showing 3 according to the selection in the facets
Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
72 | Andrew Stone, Elias S. Manolakos |
DG2VHDL: A Tool to Facilitate the High Level Synthesis of Parallel Processing Array Architectures. |
J. VLSI Signal Process. |
2000 |
DBLP DOI BibTeX RDF |
|
66 | Andrew Stone, Elias S. Manolakos |
Minimal Complexity Hierarchical Loop Representations of SFG Processors for Optimal High Level Synthesis. |
ASAP |
2000 |
DBLP DOI BibTeX RDF |
Optimal VHDL, DG2VHDL, Hierarchical CDFG, High Level Synthesis, Dependence Graph, Signal Flow Graph, Design Complexity |
42 | John Bonk, Andrew Stone, Elias S. Manolakos |
Synthesis of array architectures for block matching motion estimation: design exploration using the tool DG2VHDL. |
ICASSP |
1999 |
DBLP DOI BibTeX RDF |
|
Displaying result #1 - #3 of 3 (100 per page; Change: )
|
|