The FacetedDBLP logo    Search for: in:

Disable automatic phrases ?     Syntactic query expansion: ?

Searching for TICER with no syntactic query expansion in all metadata.

Publication years (Num. hits)
1999-2023 (10)
Publication types (Num. hits)
article(4) inproceedings(6)
GrowBag graphs for keyword ? (Num. hits/coverage)

Group by:
The graphs summarize 9 occurrences of 8 keywords

Results
Found 10 publication records. Showing 10 according to the selection in the facets
Hits ? Authors Title Venue Year Link Author keywords
88Bernard N. Sheehan TICER: realizable reduction of extracted RC circuits. Search on Bibsonomy ICCAD The full citation details ... 1999 DBLP  DOI  BibTeX  RDF
48Bernard N. Sheehan Realizable Reduction of RC Networks. Search on Bibsonomy IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
40Wenhui Yao, Chunxiong Zheng, Zhenya Zhou Error Analysis on the TICER Approximation. Search on Bibsonomy Circuits Syst. Signal Process. The full citation details ... 2023 DBLP  DOI  BibTeX  RDF
40Limin Hao, Guoyong Shi High-Dimensional Extension of the TICER Algorithm. Search on Bibsonomy IEEE Trans. Circuits Syst. I Regul. Pap. The full citation details ... 2021 DBLP  DOI  BibTeX  RDF
36Vasant B. Rao, Jeffrey Soreff, Ravichander Ledalla, Fred L. Yang Aggressive crunching of extracted RC netlists. Search on Bibsonomy Timing Issues in the Specification and Synthesis of Digital Systems The full citation details ... 2002 DBLP  DOI  BibTeX  RDF RC reduction, TICER, crunching, node elimination, resistor shorting, time constants, interconnect modeling, elmore delay
24Zuochang Ye, Dmitry Vasilyev, Zhenhai Zhu, Joel R. Phillips Sparse implicit projection (SIP) for reduction of general many-terminal networks. Search on Bibsonomy ICCAD The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
24Chirayu S. Amin, Masud H. Chowdhury, Yehea I. Ismail Realizable reduction of interconnect circuits including self and mutual inductances. Search on Bibsonomy IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
24Masud H. Chowdhury, Chirayu S. Amin, Yehea I. Ismail, Chandramouli V. Kashyap, Byron Krauter Realizable reduction of RLC circuits using node elimination. Search on Bibsonomy ISCAS (3) The full citation details ... 2003 DBLP  DOI  BibTeX  RDF
24Chirayu S. Amin, Masud H. Chowdhury, Yehea I. Ismail Realizable RLCK circuit crunching. Search on Bibsonomy DAC The full citation details ... 2003 DBLP  DOI  BibTeX  RDF crunching, simulation, interconnect, passive, realizable, model order reduction
24Zhanhai Qin, Chung-Kuan Cheng Realizable parasitic reduction using generalized Y-Delta transformation. Search on Bibsonomy DAC The full citation details ... 2003 DBLP  DOI  BibTeX  RDF Y-?, parasitic reduction, transformation, model order reduction
Displaying result #1 - #10 of 10 (100 per page; Change: )
Valid XHTML 1.1! Valid CSS! [Valid RSS]
Maintained by L3S.
Previously maintained by Jörg Diederich.
Based upon DBLP by Michael Ley.
open data data released under the ODC-BY 1.0 license