|
|
Venues (Conferences, Journals, ...)
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 2 occurrences of 2 keywords
|
|
|
Results
Found 4 publication records. Showing 4 according to the selection in the facets
Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
38 | Shantanu Dutt, Wenyong Deng |
VLSI circuit partitioning by cluster-removal using iterative improvement techniques. |
ICCAD |
1996 |
DBLP DOI BibTeX RDF |
ACM/SIGDA benchmark circuits, Fiduccia-Mattheyses algorithm, VLSI circuit partitioning, cluster-removal, iterative improvement techniques, look-ahead algorithm, partition quality, spectral partitioner MELO, VLSI, CAD |
15 | Kishore Raju Kalidindi, Pardha Saradhi Varma Gottumukkala, Rajyalakshmi Davuluri |
Featured Clustering and Ranking-Based Bad Cluster Removal for Hyperspectral Band Selection and Classification Using Ensemble of Binary SVM Classifiers. |
Int. J. Inf. Technol. Proj. Manag. |
2021 |
DBLP DOI BibTeX RDF |
|
15 | Sae Iwata, Tomoyuki Nitta, Toshinori Takayama, Masao Yanagisawa, Nozomu Togawa |
A Stayed Location Estimation Method for Sparse GPS Positioning Information Based on Positioning Accuracy and Short-Time Cluster Removal. |
IEICE Trans. Fundam. Electron. Commun. Comput. Sci. |
2018 |
DBLP DOI BibTeX RDF |
|
9 | C. K. Eem, J. W. Chong |
An Efficient Iterative Improvement Technique for VLSI Circuit Partitioning Using Hybrid Bucket Structures. |
ASP-DAC |
1999 |
DBLP DOI BibTeX RDF |
|
Displaying result #1 - #4 of 4 (100 per page; Change: )
|
|