|
|
Venues (Conferences, Journals, ...)
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 10 occurrences of 10 keywords
|
|
|
Results
Found 11 publication records. Showing 11 according to the selection in the facets
Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
71 | Paul-Gerhard Plöger, Jörg Wilberg, Michel Langevin, Raul Camposano |
WWW based structuring of codesigns. |
ISSS |
1995 |
DBLP DOI BibTeX RDF |
WWW based structuring, design by documentation, hypertext documents, World Wide Web, World Wide Web (WWW), hypermedia, systems analysis, codesigns, Mosaic, information networks, documentation generation, WWW browser |
70 | Marcel Pockrandt |
Model checking memory-related properties of hardware/software codesigns (Modelchecking Speicher-bezogener Eigenschaften für Hardware/Software Codesigns) |
|
2014 |
RDF |
|
56 | Xu Guo 0001, Patrick Schaumont |
Optimizing the Control Hierarchy of an ECC Coprocessor Design on an FPGA Based SoC Platform. |
ARC |
2009 |
DBLP DOI BibTeX RDF |
|
35 | Shail Dave, Tony Nowatzki, Aviral Shrivastava |
Explainable-DSE: An Agile and Explainable Exploration of Efficient HW/SW Codesigns of Deep Learning Accelerators Using Bottleneck Analysis. |
ASPLOS (4) |
2023 |
DBLP DOI BibTeX RDF |
|
35 | M. Mohamed Asan Basiri, Sandeep K. Shukla |
Efficient Hardware-Software Codesigns of AES Encryptor and RS-BCH Encoder. |
VDAT |
2018 |
DBLP DOI BibTeX RDF |
|
35 | Tim Todman, Peter Böhm, Wayne Luk |
Verification of streaming hardware and software codesigns. |
FPT |
2012 |
DBLP DOI BibTeX RDF |
|
35 | Peter Petrov, Alex Orailoglu |
Towards effective embedded processors in codesigns: customizable partitioned caches. |
CODES |
2001 |
DBLP DOI BibTeX RDF |
reprogrammable customizations, embedded processors, data cache |
35 | Karam S. Chatha, Ranga Vemuri |
RECOD: a retiming heuristic to optimize resource and memory utilization in HW/SW codesigns. |
CODES |
1998 |
DBLP DOI BibTeX RDF |
|
35 | Karam S. Chatha, Ranga Vemuri |
Performance Evaluation Tool for Rapid Prototyping of Hardware-Software Codesigns. |
International Workshop on Rapid System Prototyping |
1998 |
DBLP DOI BibTeX RDF |
|
28 | Peter Petrov, Alex Orailoglu |
A reprogrammable customization framework for efficient branch resolution in embedded processors. |
ACM Trans. Embed. Comput. Syst. |
2005 |
DBLP DOI BibTeX RDF |
Branch resolution, pipeline organization |
28 | Ian Page |
Constructing hardware-software systems from a single description. |
J. VLSI Signal Process. |
1996 |
DBLP DOI BibTeX RDF |
|
Displaying result #1 - #11 of 11 (100 per page; Change: )
|
|