Results
Found 6 publication records. Showing 6 according to the selection in the facets
Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
87 | Rajagopalan Desikan, Doug Burger, Stephen W. Keckler, José-Lorenzo Cruz, Fernando Latorre, Antonio González 0001, Mateo Valero |
Errata on "Measuring Experimental Error in Microprocessor Simulation". |
SIGARCH Comput. Archit. News |
2002 |
DBLP DOI BibTeX RDF |
|
71 | Rajaa S. Shindi, Shaun Cooper |
Evaluate the performance changes of processor simulator benchmarks When context switches are incorporated. |
SIGAda |
2006 |
DBLP DOI BibTeX RDF |
sim-alpha, cache, cpu, context switches, processor simulators |
51 | Kendra E. Moore, Jack C. Chiang |
ALPHA/Sim: ALPHA/Sim simulation software tutorial. |
WSC |
2000 |
DBLP DOI BibTeX RDF |
|
49 | Edward G. Coffman Jr., Leopold Flatto, Predrag R. Jelenkovic, Bjorn Poonen |
Packing Random Intervals On-Line. |
Algorithmica |
1998 |
DBLP DOI BibTeX RDF |
Interval packing, Parking problem, Reservation systems, Asymptotic probabilistic analysis, On-line packing |
25 | Jiangjiang Liu 0002, Krishnan Sundaresan, Nihar R. Mahapatra |
Dynamic Address Compression Schemes: A Performance, Energy, and Cost Study. |
ICCD |
2004 |
DBLP DOI BibTeX RDF |
|
17 | David Wang 0003, Brinda Ganesh, Nuengwong Tuaycharoen, Kathleen Baynes, Aamer Jaleel, Bruce L. Jacob |
DRAMsim: a memory system simulator. |
SIGARCH Comput. Archit. News |
2005 |
DBLP DOI BibTeX RDF |
|
Displaying result #1 - #6 of 6 (100 per page; Change: )
|